Verilog Code Github — 8-bit Multiplier

Since I cannot browse the internet live, go to:
👉 https://github.com/search?q=8-bit+multiplier+verilog&type=repositories

Sort by Most stars or Recently updated to find well-maintained code. 8-bit multiplier verilog code github

Look for a README.md that explains:

Found in repositories focused on low-area FPGA designs. Since I cannot browse the internet live, go

module seq_multiplier (
    input clk, reset, start,
    input [7:0] a, b,
    output reg [15:0] product,
    output reg done
);
    reg [2:0] state;
    reg [7:0] temp_a;
    reg [7:0] temp_b;
    reg [15:0] result;
always @(posedge clk) begin
    if (reset) begin
        // reset logic
    end else case(state)
        // shift-add algorithm over 8 cycles
    endcase
end

endmodule